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Abstract 
Stereo vision systems are computer vision implementations that use stereoscopic ranging techniques to estimate a 3D model of a 
scene. Stereo vision employs triangulation, a popular ranging technique, to compute the depth from 2D images. The theoretical 
background and geometry that associates visual disparity to scene structure is obvious; however, the procedure to automatically 
compute disparity by inter-image correspondence in real-time is challenging. This paper proposes a stereo vision system that 
provides dense depth maps in real-time from monochrome cameras. The entire process is realized in a single field programmable 
gate array (FPGA). FPGAs, being inherently parallel in nature, are quite suitable for the problem and are found to be much faster 
for such computer vision applications from previous studies. 
© 2016 The Authors. Published by Elsevier Ltd. 
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1. Introduction 
Traditionally, ranging techniques use some form of active media to measure the distance between points in space. 
For accurate measurements usually lasers are deployed. But one of the more archaic and simple methods inspired by 
the human eye is stereoscopy. Since the earliest inquiries into vision, it was known that we perceive depth based on 
the differences in perception between the left and right eye. Like the eyes, stereoscopy requires two identical visual 
sensors positioned a fixed distance apart capturing images simultaneously. The images acquired are then convoluted 
to get a sense of depth in the images. 
 The early stereo matching algorithms have been developed in the field of photogrammetry for automatic 
construction of topographic elevation maps from aerial images. It was also used in photogrammetric stereo plotters. 
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Later, more complicated algorithms have been developed to improve the performance of such operations. It is now 
popularly found in computer vision applications such as robotic navigation and manipulation, view interpolation, 
image-based rendering, 3D model construction, and augmented reality. Due to its potential, stereo matching is 
widely studied and continues to be an active research area [1]. 
Practical limitations of technology often limit the ideal implementation of stereo vision. The process is 
computationally very expensive and running them on a regular processor requires long processing times and huge 
memory. However, the process may be efficiently executed if a custom hardware is built to accommodate the 
procedure. FPGAs conveniently provide the environment to construct parallel hardware architectures that could 
potentially provide solutions. They are especially useful in image and video processing applications [2]. But most 
implementations, as of yet, uses a large number of resources [2,3,4,5,6]. Building a system on a moderate hardware 
in order to reduce the cost of technology is hence a challenge. In this paper we propose a stereo vision hardware 
implementation with focus on a reduced implementation size. 
1.1. Basics of Stereo Computation 
Stereo vision uses the concept of parallax and triangulation to estimate distance. The process is similar to how we 
measure distance to distant heavenly bodies. It is also one of the methods used by the human eye for depth 
perception. Stereoscopic ranging can be done by taking two or more images of a scene at the same time from more 
than one location. The displacement between the relative positions of the same object in different images inversely 
relates to the distance of that object from the camera system. 
Fig. 1 illustrates the concept of stereoscopy. Two cameras and their corresponding image planes are placed B 
distance from each other. Some object at P is captured in the images at offsets XL and XR. The distance to P, given 
by Z, is found by equation above. Here, F is the focal length of the camera; B is the distance between the camera 
centres; and the difference XL - XR is called the disparity for the point P [7], equal to the displacement between the 
two image points PL and PR.
 
 
Fig. 1. Stereo Triangulation. 
To obtain this disparity, one must first identify the same object in two images. This is called stereo 
correspondence or matching. Since the process is to be done by a machine, the algorithm to perform the task must be 
designed carefully. There are many different approaches to the algorithm, but every one of them, in one way or the 
other, is a computationally intense procedure since it basically involves a search to find the best match over the 
image. Additionally, a simple search between image pixels won't do the trick as pixels with the same intensity value 
may appear many times within the image. Hence a region as a whole, with a characteristic pattern is to be compared 
between the images. The distance between locations of the best matched region is the disparity for the entity referred 
by that region in the image. Several classes of stereo vision algorithms [8,9] exists based on different 
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correspondence methods. Based on the search technique, we may broadly classify them into local and global 
approaches. Local methods include block matching, feature matching, and gradient-based optimization where only a 
part of an image is considered at once, and a search is done to find the best match to that region. In contrast, global 
methods perform dynamic programming, graph cuts, and belief propagation on the entire image is taken as a whole 
and processed all at once [8]. These techniques may be combined with pre-processing and post-processing 
techniques to give better result. One essential pre-processing work is rectification. With rectification of stereo 
images, the search domain of stereo correspondence can be made into a horizontal line. This constraint is called the 
epipolar constraint [1,8]. It arises due to the fact that an object in one image will be found along a line in the other. If 
the images are rectified this line of search would be the same horizontal row, simplifying the search process. With 
this constraint the search domain changes from 2D to 1D along a single row of pixels. 
Once the disparity of all regions of the image is obtained, the depth of all points in the scene can be found by 
using the formula mentioned earlier. But since the pixels in digital cameras are finite and take up only discrete 
values, the disparity values are also quantised and the output disparity map of the scene can be accurately estimated 
within a specific range of depths. From the relation between disparity and depth, the minimum value of disparity 
corresponds to a maximum distance of estimation and the maximum value of the disparity corresponds to the 
minimum estimable distance. Hence, the working range of the system hence depends on the range of values the 
disparity can take. The range of values the disparity in turn depends on the search range during stereo 
correspondence. A larger search field gives greater disparity values and a lower minimum estimable distance but 
requires more computational resources.  
Summarising, a stereo vision system takes in live feeds from two cameras, find corresponding regions, find 
disparity and produce an image of bounded values (grey scale image) showing the depth of the scene recorded. Such 
an image is called a depth map and this in fact would be the output of the proposed system. 
2. System Design 
In order to achieve the goal of the project with its many challenges, the design of the system plays a very 
important role. For developing an efficient and fast design, the various approaches to stereo vision were explored 
using simulations on MATLAB. Based on studies over some of the techniques used in stereo vision, we boldly 
chose the local correspondence approach. Global methods required a relatively large memory and processing time. 
Rectification, for all its goodness, is ignored and hopes are placed on the quality of the cameras used instead, as that 
could save upon precious FPGA real estate. 
Since we are implementing the system on a single FPGA[10], it becomes essential to design an effective pipeline 
for the image data processing. An FPGA has limited resources and not even a single complete image frame can fit in 
the FPGA at a given instant of time. Only a part of the image may be stored at once and all processing done on that 
region without blocking the process. Hence, the objective of the design is to develop a stereo vision pipeline. A 
pipeline design comes with an associated design of suitable buffers and timing and control units. 
The procedure of stereo matching is undertaken by a series of modules and is explained in the following sections. 
2.1. Input 
The input module interfaces the main system with the cameras. The signals from the camera connected to the   
FPGA board go directly to the input system. The serial data is first synchronized to the system clock. Valid data 
appearing from the camera is in bursts due to the various pre-processing done to it. Since the data is in bursts we 
require to normalize the data rate to provide constant data output. This is done using a FIFO buffer. The 
synchronized and constant rate data is then fed into an image buffer that channels the data into multiple data paths 
for parallel processing. For each camera, 9 rows of the image are stored at once using 9 Dual-port RAMs (DPRAM). 
DPRAMs allow simultaneous data write and read and are available on the FPGA fabric. A counter controls the flow 
of data through the RAM by updating read and writes locations for simultaneous data access. The output of each  
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Fig. 2. Input buffer. 
RAM is taken into 5 overlapping window buffers made using a 9 x 5 matrix of row-wise pixel shift registers. The 
buffer is illustrated in fig. 2. These 5 windows provide input to census transform modules. 
2.2. Census Transform 
The census transform is a popular spatial domain transform used for window-based correspondences. In the 
traditional census transform, a centre pixel of a window of pixels is compared with all the other pixels of the 
window. If the value of the centre pixel is greater than the other pixel a value 1 is set else 0 is set. These 
comparisons are done for every pixel in the window and a bit vector with the comparison results is obtained [12]. 
This bit vector is the census transform of the centre pixel.  
The 5×5 windows from the window buffers are census transformed to get a single bit vector containing the 
census transform of the centre pixel. In the proposed system, a modified census transform is used where only pixels 
from the vertical and horizontal lines of the centre pixel will be considered. If the traditional transform were used a 
24 bit vector would be required, but it the modified system only an 8 bit vector is needed. This greatly reduces the 
complexity and resource required with an acceptable output quality.  
 Fig. 3. Census transform. 
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Square windows of 5 pixels width are used to find the census transform of pixels in the buffer. Since 9 lines are 
stored at once in the image buffer at every pixel clock 5 census transform windows result in 5 census transformed 
pixels. And this happens for each camera, giving 2 sets of 5 census values of 5 pixels in the same column and 
consecutive rows of the image. 
2.3. Comparison procedure 
The comparison module compares a left and right window of the census transformed pixels. This is done by 
summing the hamming distance between corresponding pixels. The hamming distance between two census 
transformed pixels shows how similar the two points of the image are. The windows based matching hence gives a 
more robust idea for the correspondence between points in the two images. The census transform module gives a 
total of 5 census transformed pixels for each camera at every pixel clock. The column from the right camera is 
delayed in a 64 length shift register. The column on the left is compared with 64 columns on the right. This results in  
Fig. 4. Comparison procedure. 
a hamming distance between 64 pixels of 5 rows. Each of these 64×5 hamming distance outputs is delayed in 
individual shift registers which gives 64 5×5 windows of hamming distances. This strategy of comparison is adopted 
to minimise the logic and memory utilisation while maintaining a powerful pipeline. For each 5×5 window, a sum is 
computed giving the sum of hamming distances between the windows of pixels at each disparity in range of 64 
pixels. The system effectively compares a left window with 64 windows on the right separated by one pixel and 
gives 64 sums of hamming distances in that comparison. A pictorial description of the procedure is shown in Fig. 4. 
2.4. Selection procedure 
With the comparison module, we have compared a window with 64 other windows. The search is completed 
when the best match is found. The one with minimum sum of hamming distance among these 64 results is the best 
matching window and the corresponding disparity is the disparity of the region referred by the window. The  
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Fig. 5. Selection module. 
selection procedure used is tournament selection, where hamming distances of adjacent disparity values are 
compared with each other and the minimum of each comparison is selected to the next stage of comparison. The 
procedure continues until the least of all values, and hence the best disparity, is obtained. Since 64 inputs are 
available, the selection procedure - takes place in 6 levels. At the first level, each of the 32 adjacent pairs of disparity 
values are compared and the minimum selected. In the second stage, 16 pairs are compared and so on. The result of 
this module indicates the disparity of the minimum of hamming distance. It forms the output of the entire system.  
Hence, at each pixel clock, a value in range of 0 to 63 is available as the disparity for some input pixel in the 
image. Since the output is in 6 bits (64 disparities), it is appended by 2 zeros to make an 8 bit data and given to the 
video display. If the disparity is large, the value of the output will be large (close to 63). If the disparity is small, the 
output will be close to zero. Hence, in the display, small disparities will be dark and large disparities will be bright. 
3. Implementation 
FPGAs come with various potentials and capacities. Xilinx alone manufactures many different families of 
FPGAs, where each family comes with a specific purpose and individual models vary in the technology, speed, 
logic/memory available etc. For the proposed system, we aimed at using a moderately sized, low cost FPGA to 
implement the system. We used the Xilinx Spartan 6 LX45, which is a low power, low cost FPGA with sufficient 
performance and logic capacity. It had 54,576 slice flip flops with 401Kb of total distributed RAM as well as 116 
block RAMs of 18Kb (2×9Kb) each, which supported the parallel and pipelined architecture of the system. We used 
the Atlys development board by Digilent to configure, develop, and run the system. 
For the camera, we used two Aptina MT9D112 camera modules in a single package called the VmodCAM by 
Digilent. They come mounted on the single PCB, 63mm separated from each other. With separate data and control 
lines, we could access each individual camera on the board simultaneously. The data output from the camera took 
place via an 8-bit parallel bus while the controls were passed using a 2 wire serial interface (I2C). There are other 
supervisory lines for validating the data, namely, Frame valid and Line valid and for clocking. All of these lines are 
combined into a single high-speed VHDCI connector to communicate with the FPGA.  
The development board also supports a VHDCI interface and so the cameras and the FPGA communicate directly 
through the I/O pins. The output of the system from the FPGA was given to a HDMI connector on the board and all 
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a                                                                                   b                
Fig. 6. (a) Atlys development board; (b) VmodCAM; [Source: reference manual] 
output video signals could be viewed on a standard display screen via the HDMI interface. 
The entire system was written in VHDL [11]. It was synthesised and implemented, using the Xilinx ISE design suite 
13.2. In addition to the previously mentioned stereo vision modules, other control and timing modules required to 
run the system were also built. The clocking was maintained using DCMs (Digital Clock Manager) and PLLs (Phase 
Locked Loop). A global clock of 100MHz is used by the DCMs to maintain the synchronization with all the other 
clocks in the system like the camera clock, pipeline clock, and video output clock. The pipeline is run with a 74.25 
MHz clock, and all the valid data from the camera is processed in the pipeline at this rate. This gives us a maximum 
theoretical frame rate of about 240fps. But the cameras provide a much worse input frame rate and hence the entire 
frame rate is actually limited by the camera’s frame rate.  
4. Results 
A stereo vision system working in accordance to the objectives was successfully designed, implemented and the 
output was observed. The system when fed with camera video signals provided real-time stereo vision output that 
was on a display monitor. The output video feed is in grey scale where a white region means close to the camera and 
dark region corresponds to far from camera. Objects closer to the camera appeared brighter and those farther away 
were darker. 
The output feed happens in real-time and with a very low latency in the output. Display of depth map ran at about 
20 fps frame rate, however, the system frame rate can reach greater than 200fps with appropriately fast cameras. 
Noise from the camera as well as the limited window size resulted in unreliable values in certain areas of the image, 
especially where the texture or pattern were larger compared to the window size. 
 
5. Conclusion 
The goal was to design and implement a stereo vision system that gave a real-time depth map of the scene with 
minimum cost. The system was implemented successfully on an FPGA and the output was observed to be in 
correspondence with the idea of stereo vision. The system can reach frame rates greater than 200fps and there is 
very less amount of lag in the output.  
It is suitable to applications such as obstacle detection and path navigation systems. Being compatible with a 
variety of lightning conditions the stereo system proves better than other low cost infrared based rangers and uses 
much lower power too. 
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Fig. 7: (a) camera output; (b) left(blue) and right(red) showing disparity; (c) depth map output 
      Table 1. Resource Utilization. 
Logic Utilization Used Available Utilization 
Number of Slice Registers 11,751 54,576 21% 
Number used as Flip Flops 11,110 54,576 20% 
Number used as AND/OR logics 641 54,576 1% 
Number of Slice LUTs 14,483 27,288 53% 
Number used as logic 14,114 27,288 51% 
Number used as Memory 74 6,408 1% 
Number of occupied Slices 5,641 6,822 82% 
Number of RAMB8BWERs 18 232 7% 
Number of DCM/DCM_CLKGENs 2 8 25% 
Number of PLL_ADVs 2 4 50% 
A lot more research may be done in order to find better digital systems and more powerful ones with faster 
response, greater resolution and noise immunity. Also, mixed systems employing analog correspondence can also be 
developed to improve performance and efficiency. With such improvements in the precision, the application of the 
current system can be extended to scene reconstruction and 3D modelling tools. 
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